These free resources are available to the Intel® Developer Network for PCI* Express Architecture community.
PCI Express* Specifications
The PHY Interface for the PCI Express* (PIPE) Architecture Revision 6.0 is an updated version of the PIPE spec that supports PCI Express*, SATA, USB, DisplayPort, and Converged I/O architectures.
The review draft PCI Express* Device Security Enhancements Specification Revision 0.71 defines PCIe* Device Firmware Measurement and PCIe* Device Authentication that enable a Host to query and verify the identity and capability of a PCIe* Device, to improve system security.
The Logical PHY Interface Specification, Revision 1.0 defines the interface between the link layer and the logical physical layer for PCI Express* and CXL architectures.
The LPIF Adapter for Die-to-Die Interconnect Revision 0.5 outlines implementation guidelines for using the Logical PHY Interface (LPIF) for die-to-die transport.
2-Wire Translator Component Spec DRAFT Revision 0.3, defines a component solution for PCI-Express* forwards/backwards compatibility of the sideband bus (SMBus/I3C).
PCI Express* Resources
If you’re new to PCI Express*, check out content from the PCI-SIG*.
Read the PDF (744 KB) ›
Compute Express Link™ (CXL) Resources
CXL-cache/mem Protocol Interface (CPI) specification, has been developed to map coherent protocols between an agent and a fabric.
Streaming Fabric Interface (SFI) Specification has been developed to map Load/Store protocols (like PCIe) between an agent and a fabric.