ID:23302 WYSIWYG RAM primitive "<name>" "<name>" and "<name>" must set to ena0 when clock enable 0 is used
CAUSE: In the current design, you have connect clock enable input without the required specified parameter. The WYSIWYG RAM primitive must have the specified parameter.
ACTION: Modify the design by specifying the parameter or removing the clock enable input.