Panel de control

Encontrar contenido

Refinar resultados
Contenido relacionado

Etiquetas activas

  • 50 Resultados
  • Elementos por página

Arquitecturas Intel® 64 e IA-32 - Manuales del desarrollador de software

Manuales para desarrolladores de software para descargar e información sobre pedido de recursos en CD-ROM para las arquitecturas Intel® 64 e IA-32.

Secure PMU Access with User-Space Profilers

White Paper: Proposes a method for granting PMU Model Specific Register read and write access to user-space profilers in a secure manner.

Vista previa | Descargar

The Basics of Intel® Architecture

White Paper: Describes the basic operation and function of platform ingredients used in three classes of Intel® architecture platforms. (Jan. 2009)

Vista previa | Descargar

Intel® Architecture Leads the Microarchitecture Innovation Field

Intel® architecture innovations are the foundation of Intel's business model and success.

Intel® 64 Architecture

Intel® 64 architecture expands addressable memory to over 4 GB by enabling 64-bit computing in embedded designs, improving performance.

Migration Solutions for Embedded Intel® Architecture

Klocwork analyzes source code and inspects codebase before Intel® architecture migration, minimizing cost, effort, and complexity. (v.1, Oct. 2011)

Basics of Building Intel® Architecture Design

White Paper: Describes elements of Intel® architecture design, including voltage regulators, clock sources, and power sequencing. (v.1, Sep. 2010)

Vista previa | Descargar

Platform-Level Error Handling Strategies for Intel® Systems

White Paper: Provides platform-level error handling strategies and overview of error detection and notification capabilities. (v.1, May 2011)

Vista previa | Descargar

Debugging Processor Reorder Buffer Timeout: Guide

Guide: Describes processor reorder buffer timeout and provides methodology for debugging these types of system issues. (v.1, Oct. 2010)

Vista previa | Descargar

How to Implement a 64B PCIe* Burst Transfer on Intel® Architecture

White Paper: How to implement a 64B PCIe* burst transfer on Intel® architecture using cache attributes and fence instructions. (v.001, Feb. 2013)

Vista previa | Descargar